Saturday 25 January 2020

Analog Devices Internship Process

0


Analog Devices, Inc.(ADI) is an American multinational semiconductor company specializing in data conversion, signal processing and power management technology, headquartered in Norwood, Massachusetts. It’s a world leader in the design, manufacture, and marketing of a broad portfolio of high performance analog, mixed-signal, and digital signal processing (DSP) integrated circuits (ICs) used in virtually all types of electronic equipment. Used by over 100,000 customers worldwide, their signal processing products play a fundamental role in converting, conditioning, and processing real-world phenomena such as temperature, pressure, sound, light, speed, and motion into electrical signals to be used in a wide array of electronic devices. 


Stage-1


CPI cut-off : Initially, kept at 8. But, later decreased to 7.
Branches allowed : ECE, EE
Job Location : Bangalore
Job Profile : Multiple VLSI (Analog, Digital, Verification)
Provision Of PPO : Yes (CTC - 17 LPA)

Stage-2


It was a pen-paper based test of 2 hours consisting of 2 sections:-

Technical Section - It contains nearly 10 questions related to basic electrical circuits(galvanometer, voltmeter), FSM for frequency divider, RTL equivalent of a given verilog code, Static Timing Analysis(STA) question on setup and hold time, DSP, etc.

Puzzle Section - It contains 4 puzzles. One of them is very easy, 2 are moderate and 1 is difficult. Two of them are:-


Stage-3


Technical Interview Experience :-

It was a Zoom-meeting interview(just like skype) taken by 2 persons(one-by-one i.e. basically 2 technical interviews in a row) and the interview lasts for nearly 1:30 hour(combined). Both of them asked only the technical questions(i.e. No questions on Intro,strength,hobbies,etc). First interview was of moderate level but the second one was a bit difficult. Some of the questions asked are :-

Q1. FIFO related numerical question?

Q2. Design a circuit that calculates the square of a number?

Q3. Assume that we have a buffer that gives 100MHz with 60% duty cycle as output if the input is 100MHz with 50% duty cycle. What is the output of such a buffer if the input is 50MHz with 50% duty cycle ? (Assuming delay doesn't change with frequency)

Q4. Using not, and, or, nand and nor, design a 1-bit comparator with minimum number of gates?

Q5. Consider that you have a n-bit comparator with which you can compare 2 n-bit numbers. Now, with the help of it design a comparator to compare (a) 4 n-bit numbers.   (b) 8 n-bit numbers.
Q6. Design a digital circuit having 2 inputs - one of them is clock and the other is a stream of input bits (1-bit passes in every clock) such that the output is always the remainder of the input number divided by 7? Also, verify that your logic works even if the input number is a 1000-bit number?

Q7. Design a digital circuit to construct a gray code counter of 20 numbers ? (strictly gray counter i.e. 20th number to 1st number transition should also cause change in only 1-bit. Although 20 numbers can be any combination of 20 numbers i.e.1-20,21-40 or any other)

Q8. Consider that you have sixty three 32-bit numbers such that 31 numbers are repeated once and only one number is non-repetitive. How will you find the non-repetitive number?


My Personal Tips :-


1. Try to remain as calm as possible. No doubt, most of the questions that you will find in the paper and during the interviewees will be of very different kind to you. But, 90% of the time they just required a different approach and a logical mind to solve.
2. Even if you will be able to give 50-60%  of the questions as correct in the interviewees, you will definitely be selected.
3. And most important of all-if you have any idea of the question asked just gave it a try,  they just want to see the approach you used to solve a problem. 


                                                                                                                     VIKAS JANGID
ECE BATCH OF 2021

Author Image

About VIKAS JANGID

No comments:

Post a Comment